JPH0435956Y2 - - Google Patents
Info
- Publication number
- JPH0435956Y2 JPH0435956Y2 JP1986202547U JP20254786U JPH0435956Y2 JP H0435956 Y2 JPH0435956 Y2 JP H0435956Y2 JP 1986202547 U JP1986202547 U JP 1986202547U JP 20254786 U JP20254786 U JP 20254786U JP H0435956 Y2 JPH0435956 Y2 JP H0435956Y2
- Authority
- JP
- Japan
- Prior art keywords
- block selection
- common bus
- memory
- bus
- block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Debugging And Monitoring (AREA)
- Devices For Executing Special Programs (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986202547U JPH0435956Y2 (en]) | 1986-12-25 | 1986-12-25 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986202547U JPH0435956Y2 (en]) | 1986-12-25 | 1986-12-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63107044U JPS63107044U (en]) | 1988-07-11 |
JPH0435956Y2 true JPH0435956Y2 (en]) | 1992-08-25 |
Family
ID=31167033
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986202547U Expired JPH0435956Y2 (en]) | 1986-12-25 | 1986-12-25 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0435956Y2 (en]) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5769343A (en) * | 1980-10-09 | 1982-04-28 | Fujitsu Ltd | Paging system of microcomputer |
JPS57137951A (en) * | 1981-02-18 | 1982-08-25 | Nec Corp | Data processor |
-
1986
- 1986-12-25 JP JP1986202547U patent/JPH0435956Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS63107044U (en]) | 1988-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0435956Y2 (en]) | ||
JP3105103B2 (ja) | 電子制御ユニットの調整装置 | |
US5905886A (en) | Emulator having single port memories for simultaneous recording and reading of measurement data | |
JPH0261749A (ja) | データ転送装置 | |
JPH06290073A (ja) | 電子制御ユニットのモニタ装置 | |
JPH0711795B2 (ja) | 入出力装置の二重化方式 | |
JP2002319292A (ja) | メモリ装置及びメモリ装置の読出方法 | |
JPH0477039A (ja) | 通信装置 | |
JPH03167651A (ja) | バス制御方式 | |
KR20000005448U (ko) | 프로세서 이중화 시스템 | |
JPS63251851A (ja) | Dmaメモリの構成 | |
JPS6230558B2 (en]) | ||
JPH06289965A (ja) | 電子制御ユニットの回路構造 | |
JPS6318593A (ja) | Earomへのデ−タ書込方式 | |
JPS63733A (ja) | プログラム実行処理方式 | |
JPS60153346U (ja) | キヤツシユメモリ | |
JPH03147457A (ja) | 交換機における周辺装置のデバツグ装置 | |
JPH02139651A (ja) | アドレスデコード回路 | |
JPS61205094A (ja) | 局デ−タ記憶方式 | |
JPH03121545A (ja) | Icメモリカード | |
JPH04287133A (ja) | モニタデバッグ方法 | |
JPH09305562A (ja) | データ転送装置 | |
JPH0370812B2 (en]) | ||
JPS63204342A (ja) | メモリ装置 | |
JPS61138344A (ja) | デバツグ方式 |